this post was submitted on 28 Sep 2023
557 points (97.6% liked)

Technology

59219 readers
2637 users here now

This is a most excellent place for technology news and articles.

Our Rules

  1. Follow the lemmy.world rules.
  2. Only tech related content.
  3. Be excellent to each another!
  4. Mod approved content bots can post up to 10 articles per day.
  5. Threads asking for personal tech support may be deleted.
  6. Politics threads may be removed.
  7. No memes allowed as posts, OK to post as comments.
  8. Only approved bots from the list below, to ask if your bot can be added please contact us.
  9. Check for duplicates before posting, duplicates may be removed

Approved Bots

founded 1 year ago
MODERATORS
L3s
[email protected]
[email protected]
L4s
enu
557
Raspberry Pi 5 Benchmarks: Significantly Better Performance, Improved I/O (www.phoronix.com)
submitted 1 year ago by [email protected] to c/technology
120 comments fedilink hide all child comments
 

Four years after the Raspberry Pi 4 shipped, today the Raspberry Pi 5 is launching with a much improved SoC leading to significant performance gains.

The Raspberry Pi 5 is designed to deliver a 2~3x performance improvement over the Raspberry Pi 4. The Raspberry Pi 5 features a quad-core Cortex-A76 processor that clocks up to 2.4GHz, compared to the four Cortex-A72 cores found in the Raspberry Pi 4 that only clocked up to 1.8GHz. The graphics are also much-improved with now having an 800MHz VideoCore VII graphics processor over the VideoCore VI graphics with the Raspberry Pi 4. The Raspberry Pi 5 is capable of driving two 4K @ 60Hz displays and features 4K @ 60 HEVC decode hardware capabilities.

Also interesting with the Raspberry Pi 5 is that it features in-house silicon in the form of the RP1 "southbridge" used for much of the board's I/O capabilities. This southbridge should yield faster USB I/O along with other I/O bandwidth upgrades like a doubling of the peak SD card performance. The Raspberry Pi 5 also features a single-lane PCI Express 2.0 interface for improved connectivity.

you are viewing a single comment's thread
view the rest of the comments
[–] thehatfox 6 points 1 year ago

Looking at photos of the Pi5 board, the PCIe pins are a separate ribbon connector. I am guessing the M2 hat will just use the GPIO pins for power and hardware detection, and pass the others through.

I agree it would be have been useful to have an M2 slot (or maybe eMMC connector) integrated indirectly to the board. Other similar SBCs have done so. Perhaps the Pi designers were concerned about board space or thermal considerations. I imagine they want to keep the form factor as similar as possible each version, so they maybe can’t make drastic changes to the board layout.