this post was submitted on 12 Dec 2024
15 points (100.0% liked)

Hardware

759 readers
447 users here now

All things related to technology hardware, with a focus on computing hardware.


Rules (Click to Expand):

  1. Follow the Lemmy.world Rules - https://mastodon.world/about

  2. Be kind. No bullying, harassment, racism, sexism etc. against other users.

  3. No Spam, illegal content, or NSFW content.

  4. Please stay on topic, adjacent topics (e.g. software) are fine if they are strongly relevant to technology hardware. Another example would be business news for hardware-focused companies.

  5. Please try and post original sources when possible (as opposed to summaries).

  6. If posting an archived version of the article, please include a URL link to the original article in the body of the post.


Some other hardware communities across Lemmy:

Icon by "icon lauk" under CC BY 3.0

founded 2 years ago
MODERATORS
you are viewing a single comment's thread
view the rest of the comments
[–] UnfortunateShort 3 points 1 week ago* (last edited 1 week ago)

Cool stuff, although this would have been more impressive before AMD pulled out their hands down insane 192 core monsters of processors.

Stacking cores over memory is very interesting however, specifically if you can combine this with high density SOT-RAM, you could get like gigabytes of (even persistent) cache...

Edit: I mean, like, actual cache with cache-level latency, not just on-package DRAM or a little extra SRAM